We use cookies. Find out more about it here. By continuing to browse this site you are agreeing to our use of cookies.
#alert
Back to search results
New

Hardware Validation Intern - Master's Degree

Marvell Semiconductor, Inc.
paid holidays, sick time
United States, California, Santa Clara
5488 Marvell Lane (Show on map)
Oct 21, 2025

About Marvell

Marvell's semiconductor solutions are the essential building blocks of the data infrastructure that connects our world. Across enterprise, cloud and AI, and carrier architectures, our innovative technology is enabling new possibilities.

At Marvell, you can affect the arc of individual lives, lift the trajectory of entire industries, and fuel the transformative potential of tomorrow. For those looking to make their mark on purposeful and enduring innovation, above and beyond fleeting trends, Marvell is a place to thrive, learn, and lead.

Your Team, Your Impact

Marvell Central Engineering (CE) develops Marvell most advanced High-Speed SerDes (HSS) IPs covering multiple applications, Switch, Automotive, Storage, Optics, etc. Acting as the engine to the company, Central Engineering provides the source of power to every business unit in Marvell system. Central System Engineering (CSE) in Central Engineering, independent of other CE functions including DSP algorithm development, circuit design, physical design, packaging, etc., is a function team responsible of validating all Marvell HSS IPs in the lab environment and supporting all Marvell business units for fast and smooth SoC production.

What You Can Expect

  • Bring up, debug and characterize silicon level Marvell's internal IPs such as High-Speed SerDes, USB, PLL/DLL, ADC, etc. in various Marvell products.
  • Evaluate and debug new features in PHY, develop driver firmware, collect performance data, and resolve application/production issues including SAS and PCIe products.
  • Support internal SoC, FAE and ATE team on testing and system level debugging.
  • Provide direct technical support to top tier customers and work with them to review designs, discuss questions and help tune performance to meet system requirement.
  • Work includes but not limited to develop and execute bench level validation test plans, develop script to automate testing, generate appropriate test report and write application notes.
  • Provide technical support to customers.
  • Act as a technical interface between the company and customers.
  • Qualify design activity at the customer engineering level and participate in the definition of new products and the identification of niche areas that present new opportunities for Marvell.
  • Make new product recommendations to Design/Marketing teams at Marvell

What We're Looking For

  • Currently pursuing a bachelor's or master's degree in Electrical Engineering or other related technical fields with an anticipated graduation date between Winter 2026 and Spring 2027
  • Solid understanding of analog integrated circuit design, including package/substrate technologies and architectures such as PLL, DLL, CDR, ADC, and DAC.
  • Experience with high-speed I/O design and testing of electrical interface protocols, particularly PCIe and SERDES
  • Ability to write clear and concise technical reports
  • Familiarity with pre-silicon design and verification tools, including HSpice, Cadence, and other CAD tools
  • Proficiency in Python
  • Hands-on experience with lab equipment such as oscilloscopes, power generators, spectrum analyzers, and network analyzers

Expected Base Pay Range (USD)

31 - 63, $ per hour.

The successful candidate's starting base pay will be determined based on job-related skills, experience, qualifications, work location and market conditions. The expected base pay range for this role may be modified based on market conditions.

Additional Compensation and Benefit Elements

For Internship roles, we are proud to offer the following benefits package during the internship - medical, dental and vision coverage, perks and discount programs, wellness & mental health support including coaching and therapy, paid holidays, paid volunteer days and paid sick time. Additional compensation may be available for intern PhD candidates.

All qualified applicants will receive consideration for employment without regard to race, color, religion, sex, national origin, sexual orientation, gender identity, disability or protected veteran status.

Any applicant who requires a reasonable accommodation during the selection process should contact Marvell HR Helpdesk at TAOps@marvell.com.

Interview Integrity

As part of our commitment to fair and authentic hiring practices, we ask that candidates do not use AI tools (e.g., transcription apps, real-time answer generators like ChatGPT, CoPilot, or note-taking bots) during interviews.

Our interviews are designed to assess your personal experience, thought process, and communication skills in real-time. If a candidate uses such tools during an interview, they will be disqualified from the hiring process.

This position may require access to technology and/or software subject to U.S. export control laws and regulations, including the Export Administration Regulations (EAR). As such, applicants must be eligible to access export-controlled information as defined under applicable law. Marvell may be required to obtain export licensing approval from the U.S. Department of Commerce and/or the U.S. Department of State. Except for U.S. citizens, lawful permanent residents, or protected individuals as defined by 8 U.S.C. 1324b(a)(3), all applicants may be subject to an export license review process prior to employment.

#LI-JY1
Applied = 0

(web-c549ffc9f-j8rxw)