We use cookies. Find out more about it here. By continuing to browse this site you are agreeing to our use of cookies.
#alert
Back to search results
New

Senior Product Engineer

Marvell Semiconductor, Inc.
paid time off, flex time, 401(k)
United States, California, Santa Clara
5488 Marvell Lane (Show on map)
Sep 16, 2025

About Marvell

Marvell's semiconductor solutions are the essential building blocks of the data infrastructure that connects our world. Across enterprise, cloud and AI, automotive, and carrier architectures, our innovative technology is enabling new possibilities.

At Marvell, you can affect the arc of individual lives, lift the trajectory of entire industries, and fuel the transformative potential of tomorrow. For those looking to make their mark on purposeful and enduring innovation, above and beyond fleeting trends, Marvell is a place to thrive, learn, and lead.

Your Team, Your Impact

Marvell is looking for highly motivated, talented Senior Product Engineer. You will part of a dynamic product engineering team working on most advanced technologies including Server & Network Processor. Working at Marvell is fun, exciting and lot of growth potential within the company. You will work closely with Test, hardware, Design and Firm ware engineering teams to design, develop, and debug products and solutions.

What You Can Expect

As a Senior Product Engineer, you will work closely with design, process, DFM/DFT, and test teams. Debug and characterize new product performance of digital/analog circuits
* Support new product introduction initial phase of silicon bring up working with NPI Product Engineering team in the US to validate new device features and test/DFT methodologies.
* Collaborate with NPI PE, Test, Foundry and Reliability Engineering teams to drive NPI development of highspeed datacenter products and their variants.
* Analyze yield at Engineering Sample phase and Characterize NPI product performances and manufacturing yield window including bench correlation to meet product cost targets.
* Perform data mining and statistical data analysis on wafer sort and final test parametric to support initial product assessment.
* Support product assessment report generation.
* Perform functional testing and analysis to ensure product operation and reliability.
* Support and resolve test engineering and program related issues.
* Support volume Engineering sample supply for early customer engagement.
* Plan and coordinate (data analysis, debug, root-cause, implementing solutions) yield and test time improvement activities to meet the set mass production release goals.
* Provide customer return verification support including implement containment & preventive actions through CIPs.
* Execute and implement test productivity activities which include test time reduction, retest reduction, test insertion removal, higher parallelism.
* Identify and drive production capacity improvement needs via test time reduction, first pass retest rate reduction, qualifying alternate sources etc.
* Transfer product knowledge to sustaining HVM engineer Engage and manage Test Subcon in early production stage.

What We're Looking For

Preferred 3+ years of semiconductor product engineering experience.

  • Bachelor's degree in Computer Science, Electrical Engineering or related fields and at least 1-3 years of related professional experience.
  • Solid background in ATE testing (critical skill), test methodology, silicon process, DFT/DFM, and high-speed digital testing experience required
  • Experience in Agilent 83K or 93K or Ultraflex testers
  • Product development and Mixed Signal testing is a strong plus
  • Must have effective interpersonal, teamwork, and communication skills.
  • Excellent problem solving, teamwork, collaboration and interpersonal skills.
  • Has an inherent sense of urgency and accountability
  • Detail-oriented, pro-active and take ownership
  • Must have the ability to multi-task in a fast-paced environment.

Expected Base Pay Range (USD)

77,340 - 115,800, $ per annum

The successful candidate's starting base pay will be determined based on job-related skills, experience, qualifications, work location and market conditions. The expected base pay range for this role may be modified based on market conditions.

Additional Compensation and Benefit Elements

At Marvell, we offer a total compensation package with a base, bonus and equity.Health and financial wellbeing are part of the package. That means flexible time off, 401k, plus a year-end shutdown, floating holidays, paid time off to volunteer. Have a question about our benefits packages - health or financial? Ask your recruiter during the interview process.

All qualified applicants will receive consideration for employment without regard to race, color, religion, sex, national origin, sexual orientation, gender identity, disability or protected veteran status.

Any applicant who requires a reasonable accommodation during the selection process should contact Marvell HR Helpdesk at TAOps@marvell.com.

Interview Integrity

As part of our commitment to fair and authentic hiring practices, we ask that candidates do not use AI tools (e.g., transcription apps, real-time answer generators like ChatGPT, CoPilot, or note-taking bots) during interviews.

Our interviews are designed to assess your personal experience, thought process, and communication skills in real-time. If a candidate uses such tools during an interview, they will be disqualified from the hiring process.

This position may require access to technology and/or software subject to U.S. export control laws and regulations, including the Export Administration Regulations (EAR). As such, applicants must be eligible to access export-controlled information as defined under applicable law. Marvell may be required to obtain export licensing approval from the U.S. Department of Commerce and/or the U.S. Department of State. Except for U.S. citizens, lawful permanent residents, or protected individuals as defined by 8 U.S.C. 1324b(a)(3), all applicants may be subject to an export license review process prior to employment.

#LI-NF1
Applied = 0

(web-759df7d4f5-j8zzc)